|
|
Turbo C programmers can move to debugging Intel MCS 96 microcontroller embedded C instantly, as ChipView-x96 is key-compatible with Borland¦s award-winning Turbo Debugger. The ChipView Windows Debugger is easy to learn since it makes full use of state-of-the-art Windows controls, such as toolbars, tooltips, drag-and-drop, and context-sensitive pop-up menus.
The ChipView-x96 Instruction-Set Simulator supports both 16-bit and 24-bit opcodes to let you debug your Intel MCS 96 microcontroller program in a safe, crash-proof environment. Running on your PC with no additional hardware, this high-performance engine achieves near real-time speed of an Intel MCS 96 micro-controller. It is ideal for testing entire pro-grams before the target hardware is ready.
It fully supports vertical and horizontal windowing, and automatically traps odd-boundary or reserved address accesses. Interrupts can be timed or manually triggered while the simulation is running. Elapsed cycle times are continuously measured, to permit testing and timing of interrupt-driven routines.
The Instruction-Set Simulator collects up to 16K of trace, complete with time stamp information. Code and data spaces can be mapped with 256 byte granularity. The entire address space of the 24-bit family is simulated so that the Intel MCS 96 microcontroller program can be debugged on the simulator.
Views to choose from include: source-level code, assembly-level code, watches, inspectors, on-chip registers, C call stack, variables, breakpoints, execution trace, session log, elapsed cycles, memory dumps, and more.
See all variables (global & local) in the Variables Window, or track a few expressions in the Watch Window. Decompose arrays or structures across several Inspector Windows. ChipView-x96 allows point and click to follow a linked list.
ChipView-x96 is available with a Simulation engine, a RISM-based ROM Monitor engine, or interfaced to popular Intel MCS 96 microcontroller in-circuit emulators and ROM emulators. ChipView-x96 has High-Level support for C compilers and Assemblers from Tasking, IAR (Archimedes), and Intel.
|
